This week I mainly learned the verification of IC. I learned the immediate assert, concurrent assert and interface. I try to verify the uart in a top module. But I failed, I haven’t find the reason. Next week, I want to continue this work and write some verilog module.